Electronics & Communication Engineering - Basic Electronics
You Are Here :: Home > Electronics & Communication Engineering > Basic Electronics - General Questions
7. | When the output of a tri-state shift register is disabled, the output level is placed in a: |
|||||||
|
8. | A comparison between ring and johnson counters indicates that: |
|||||||
|
9. | A sequence of equally spaced timing pulses may be easily generated by which type of counter circuit? |
|||||||
|
10. | What is meant by parallel-loading the register? |
|||||||
|
11. | What is a shift register that will accept a parallel input and can shift data left or right called? |
|||||||
|
12. | What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs? |
|||||||
|
« prev
1
2
3
4
5
6
7
8
9
next »